



Fiesta[®] UART Peripheral Model

Features

- Interfaces with Comit Fiesta[®] CVXT Open Verification Environment
- Configurable to test different types of 16550 compatible UART systems
- Internally generated clock signal with parameterized frequency
- Descriptors to set the following:
 - Baud rate division factors (from 1 to $2^{16}-1$ of clock).
 - Number of data bits (5 to 8)
 - Number of stop bits (1, 1.5, 2)
 - Parity (none, odd, even)
 - Idle delay
- 32 bit wide memory



System Interface Diagram



Fiesta[®] Process Standardization and Acceleration Tool Kit is an industrial strength suite of tools designed, developed, tested and used by engineers of Comit's Contract Engineering Center. Their experience in developing processes and methodology that yield predictable and accurate results forms the foundation of the toolkit. Use it with confidence.

© Copyright Comit Systems, Inc. Fiesta is a registered trademark of Comit Systems, Inc. CWGT, CRST, CSMT, CVXT, CMMT, CSGT, CAVT and CACT are trademarks of Comit Systems, Inc. Verilog is a registered trademark of Cadence Design Systems, Inc. All other trademarks property of their respective holders.